



# Temperature sensitivity of the AMS RICH front end chip

L. Eraud

## ► To cite this version:

| L. Eraud. Temperature sensitivity of the AMS RICH front end chip. 2002, pp.1-6. in2p3-00012077

**HAL Id: in2p3-00012077**

**<https://hal.in2p3.fr/in2p3-00012077>**

Submitted on 20 Dec 2002

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Temperature sensitivity of the AMS RICH Front End Chip

02-15 ISN report

L. Eraud

*ISN GRENOBLE, for the AMS RICH collaboration*

## 1. Introduction

A Ring Imaging Cherenkov (RICH) counter for the AMS experiment [1] is under development. A first integrated circuit was designed in 1998 to process the signals from the RICH PMTs [2]. A complete study prototype, including trigger and tracker detectors as well as DAQ system, it was implemented in [3]. This prototype was tested in laboratory with cosmic rays and a beam test was carried out at GSI Darmstadt in 1999 with a light ion beam [4]. In this preliminary design, single anode PMTs were used, and the front end chip was processing groups of 3 PMTs. In order to improve the spatial resolution of the detector (by reducing the pixel size), 16-anode PMTs (R7600-M16 model from Hamamatsu [5]) were chosen to equip the final count and the second generation prototype. A new 16 channel chip in CMOS technology (AMS) was submitted in 2000 [6]. This chip used the Austria Mikro Systeme 0.6  $\mu\text{m}$  technology, it was successfully tested in the laboratory and an engineering run was ordered in 2001. The second generation RICH prototype currently under test at the ISN-Grenoble is equipped with these chips.

The aim of the present study was to quantify the effect of the temperature on the electronic response of the chip, especially about a possible drift of the pedestal amplitude with temperature. The tests have been conducted on the latest of the chip version, i.e. without external current converter.

## 2. Measurement procedure

The chip has been tested first in the dedicated test bench of the chip[7], and then with the associated electronics and PMT on the PMT test bench. In order to perform these measurements, a temperature monitored chamber was used in which the cell including front-end electronics and PMT was placed. The range of temperature available with this type of chamber is from  $-40\text{ }^{\circ}\text{C}$  to  $180\text{ }^{\circ}\text{C}$ .




Figure 1. Temperature test bench setup

The accuracy on the value of the temperature is approximately  $0.1^{\circ}\text{C}$  after 2.5 minutes of stabilization. A stabilisation time of 15 minutes was used. The analysis of the measurements provided the pedestal evolution between  $-30^{\circ}\text{C}$  and  $50^{\circ}\text{C}$ .

### 3. TEMPERATURE EFFECTS




Figure 2. Temperature effects on the pedestal

Figure 2 shows that an evolution of the average pedestal of  $-1.63$  ADCchannel per degrees in gain five was observed. Such a shift, even small, could lead to some errors in the single photo electron amplitude determination and, as a consequence, to a bad calibration of the detector. For this reason, a technical solution has been considered to correct the observed drift.

#### 4. IMPROVEMENT AND RESULTS

. In the last version of the chip, a modification has been brought on the setting of the pedestal level. In the schematics shown on figure 3, the internal resistor 'R' provides the drift of the pedestal, an injection current employed to add a DC level to the pedestal, by means of an external resistor R1, in order to have always positive pedestal value.




Figure 3. Pedestal Level Input Schematic

The improvement consists of using a diode, which brings the  $-2\text{mV}/^\circ\text{C}$  sensitivity from the junction to compensate the pedestal drift. Then the current mirror composed of 4 mosfets (fig 3) is going to be proportional to the temperature, and the negative effect of temperature driven by amplifier with resistor R will be corrected.

With the same configuration for the test, a significant result has been observed. The pedestal corrected by the diode effect is brought down to  $0.39 \text{ ADCchannel}/^\circ\text{C}$  on average (see figure\_4) i.e., a factor of about 4 smaller than with the uncorrected circuit.




Figure 4. Effects of the correction

Once in orbit, the gradient of temperature of the detector will drift by 1 to 2 °C in 90 min. Without correcting diode, the effect of the temperature is 1 ADCchannel/°C which corresponds approximately to 2.7% of the single photo-electron amplitude, would affect the reponse of the chip. With the diode compensation, this value droops to 0.65%.

## 5. CONCLUSION

The aim of the present study was to quantify the effect of the temperature on the electronic response of the chip, specially about a possible drift of the pedestal amplitude with temperature. The tests have been carried out the latest chip version, i.e., without external current converter.

The chip has been tested with the PMT test bench associated to a temperature monitored chamber, and measurements have been performed between -30°C and 50°C. The observed drift due to the temperature of the average pedestal was about one channel per degree for gain five. To improve this drift, we added a diode on the pedestal level input of the chip. The diode brought a sensibility of -2mV per degree in the pedestal level input, resulting in a correction of -0.39 channel per degree on the average.

This study was necessary to quantify the effect of the temperature on the electronic response.

The use of a diode improved the sensibility of the pedestal shifting between -30°C and 50°C corresponding to 0.76% of the single photo-electron. In this way, the calibration of the detector will not be depending on the temperature.

However, the uncorrected effect was small and with minor contribution to the drift spreading, 0.78 channel over the expected range of temperature (see the grid temperature figure 5 [7]), compared to the pedestal sigma which is of the order of 4 channels, and the modification may not be necessary. So we plan to implement the correction in the microcircuit electronics front end.

## GRID TEMPERATURE




Figure 5 a. Beta 50° is the hot case




Figure 5 b. Beta 0° is the most frequent case.

## 6. REFERENCES

[1] : B. Alpat et al, "*Alpha Magnetic Spectrometer experiment for antimatter, dark matter search on International Space Station*", Nuclear Physics B (Proc. Supl.) 54B 1997, pp 335-343.

[2] : L. Gallin-Martel, J. Pouxé, O. Rossetto, "*A BiCMOS integrated charge to amplitude converter*", IEEE 1996 Nuclear Science Symposium and Medical Imaging Conference, Anaheim, 3<sup>rd</sup> -10<sup>th</sup> November 1996.

[3] : L. Gallin-Martel, J. Pouxé, O. Rossetto, P. Stassi , "*Data read out and formating for PMT based RICH detectors*", Nucl. Inst. and Meth. A 433, 1999, pp 444-449.

[4] : T. Thuillier, F. Malek, G. Boudoul, J. Ballon, A. Barrau, J. Berger, M. Buenerd, L.Gallin-Martel, A. Menchaca-Rocha, J. Pouxé, "*Experimental study of a proximity Cherenkov counter prototype for the AMS experiment*", ISN report 01-89, January 2002; astro-ph/0201051

[5] :More details can be found at the following address : <http://www.hamamatsu.fr/>

[6] : L. Gallin-Martel, J. Pouxé, O. Rossetto, M. Yamouni, "*A 16 channel analog integrated circuit for PMT pulses processing*", ISN report 01-49, 2001.

[7] : L. Eraud, L. Gallin-Martel, "*A test bench fot the Front End Chip of the AMS RICH*", ISN report 01-79, 2001.

[8] : G. Sardo, Grid temperature of the rich, Carlo Gavazzi Space, 2002.